Electrical – Why asynchronous counters can not work at high clock frequencies

clockclock-speedcounterdigital-logic

Asynchronous counters can not work at high clock frequencies and cause problems with decoding circuits. What does this mean in terms of timing and operation of the circuit?

Why a “re-synchronizing” output flip-flop may be required for these counters?

Best Answer

The problem with asynchronous counters is that the clock of each flip flop comes from the preceding state, so the propagation delays of the clocks get accumulated and each bit changes at a slightly different time than the others. You need to resynchronize the outputs to make them change together at the same time. Otherwise the combinatorial logic after the counter will take a long time to settle and use a lot of power during that stormy period unnecessarily.